

What is claimed is:

- 1 1. A parallel data communication arrangement susceptible to skewing data, comprising:
2 a parallel bus having parallel bus lines adapted to transfer digital data, the parallel bus
3 lines being arranged in a plurality of groups wherein each group includes a plurality of data-
4 carrying lines and a clock path adapted to carry a clock signal for synchronizing digital data
5 carried over the plurality of data-carrying lines of the group;
6 a first module adapted to transfer sets of data concurrently on the plurality of groups of
7 lines of the parallel bus; and
8 a second module adapted to collect, for each group, the digital data carried from the
9 first module over the plurality of data-carrying lines as synchronized by the clock signal for
10 the group and adapted to align the data collected for each group and overcome any skew-
11 caused misalignments between data concurrently transferred in different groups.
- 1 2. The parallel data communication arrangement of claim 1, wherein for each group the
2 clock path is implemented using a pair of the parallel bus lines, the pair of the parallel bus
3 lines adapted to carry the clock signal as a differential signal.
- 1 3. The parallel data communication arrangement of claim 2, wherein for each group, data
2 carried by the plurality of data-carrying lines are synchronized by the differential clock signal
3 to tolerate any skew-caused misalignments between data concurrently transferred in the
4 group, the skew-caused misalignments not exceeding one half clock period.
- 1 4. The parallel data communication arrangement of claim 1, wherein for each group, data
2 carried by the plurality of data-carrying lines are synchronized by the clock signal to tolerate
3 any skew-caused misalignments between data concurrently transferred in the group, the skew-
4 caused misalignments not exceeding one half clock period.
- 1 5. The parallel data communication arrangement of claim 1, wherein the clock signal is a
2 differential clock signal, and the first and second modules are further adapted to process
3 concurrent data to permit the second module to resolve for each group, data carried by the

4 plurality of data-carrying lines and the differential clock signal within a single clock period of
5 the clock signal, thereby tolerating a certain degree of skew-caused misalignments.

1 6. The parallel data communication arrangement of claim 1, wherein the first and second
2 modules are further adapted to process concurrent data to permit for the second module to
3 resolve for each group, data carried by the plurality of data-carrying lines and the differential
4 clock signal within a single clock period of the clock signal, and, between data concurrently
5 transferred in different groups, to permit skew-caused misalignments that exceed one-half
6 clock period.

1 7. The parallel data communication arrangement of claim 1, wherein the data carried
2 over the plurality of data-carrying lines is encoded, and wherein the second module includes
3 for each group: a receiver circuit responsive to the clock signal and adapted to receive the
4 digital data carried from the first module over the plurality of data-carrying lines, a data
5 decoder adapted to decode the received digital data; and a FIFO buffer adapted for storing the
6 decoded data.

1 8. The parallel data communication arrangement of claim 1, wherein for each group, the
2 data decoder converts an X-bit value to a Y-bit value, where X and Y are positive integers and
3 X is greater than Y, and wherein the Y-bit value is stored in the FIFO buffer.

1 9. The parallel data communication arrangement of claim 1, wherein for each group, the
2 clock signal is used to synchronize the reception of two sets of multiple-bit data values at the
3 receiver circuit.

1 10. The parallel data communication arrangement of claim 1, wherein for each group, the
2 clock signal is used to synchronize the reception of two sets of encoded multiple-bit data
3 values at the receiver circuit, and wherein the second module includes for each group: a data
4 decoder adapted to decode the multiple-bit data values, and a FIFO buffer adapted to store the
5 decoded data.

1 11. The parallel data communication arrangement of claim 10, wherein for each group, the
2 data decoder converts an 8-bit value to a 6-bit value, and wherein the 6-bit value is stored in
3 the FIFO buffer.

1 12. The parallel data communication arrangement of claim 10, wherein the second module
2 further includes data processing circuitry and another FIFO buffer, the data processing
3 circuitry and the other FIFO buffer adapted to collect the decoded data from the FIFO buffers
4 of the respective groups, and wherein the data collected for each group is aligned after being
5 stored in the other FIFO buffer.

1 13. The parallel data communication arrangement of claim 12, wherein the second module
2 is further adapted to align the data by processing the stored multiple-bit data values, said
3 processing including distinguishing valid multiple-bit data values from invalid multiple-bit
4 data values.

1 14. The parallel data communication arrangement of claim 10, further including a
2 feedback communication path adapted to feed information from the second module to the first
3 module, the information indicating at least one of: an error signal indicating that too much
4 data has been sent; and a warning signal indicating that ongoing communication is
5 approaching a near-full condition.

1 15. The parallel data communication arrangement of claim 1, wherein the first module and
2 the second module include respective circuitries for processing data over another parallel data
3 bus for data transferred from the second module to the first module, the respective circuitries
4 including operations that are reciprocal relative to data transferred from the first module to the
5 second module.

1 16. A parallel data communication arrangement susceptible to skewing data, comprising:
2 a parallel bus having parallel bus lines adapted to transfer digital data, the parallel bus
3 lines being arranged in a plurality of groups wherein each group includes a plurality of data-

4 carrying lines and a clock path adapted to carry a clock signal for synchronizing digital data
5 carried over the plurality of data-carrying lines of the group;

6 a first module including data processing circuitry adapted to arrange and encode data
7 values to be transferred over the parallel bus and including driver circuits adapted to transfer
8 sets of data concurrently on the plurality of groups of lines of the parallel bus; and

9 a second module including data processing circuitry adapted to receive and decode
10 data values transferred from the first module over the parallel bus, the processing circuitry
11 including a plurality of FIFO buffers each respectively assigned to one of the plurality of
12 groups, and each FIFO buffer being adapted to collect for each group the digital data carried
13 over the plurality of data-carrying lines as synchronized by the group clock signal, and the
14 processing circuitry being adapted to align the data collected for each group and overcome
15 any skew-caused misalignments between data concurrently transferred in different groups.

1 17. The parallel data communication arrangement of claim 16, wherein the first module
2 and the second module include respective circuitries for processing data over another parallel
3 data bus for data transferred from the second module to the first module, the respective
4 circuitries including operations that are reciprocal relative to data transferred from the first
5 module to the second module.

1 18. The parallel data communication arrangement of claim 16, wherein for each group, the
2 clock signal is differential and is used to synchronize the reception of two sets of encoded
3 multiple-bit data values at the receiver circuit, and wherein the second module includes for
4 each group: a data decoder adapted to decode the multiple-bit data values, and a FIFO buffer
5 adapted to store the decoded data, and wherein the second module further includes data
6 processing circuitry and another FIFO buffer, the data processing circuitry and the other FIFO
7 buffer adapted to collect the decoded data from the FIFO buffers of the respective groups, and
8 wherein the data collected for each group is aligned after being stored in the other FIFO
9 buffer.

1 19. The parallel data communication arrangement of claim 18, wherein the second module
2 is further adapted to align the data by processing the stored multiple-bit data values, said

3 processing including distinguishing valid multiple-bit data values from invalid multiple-bit
4 data values.

1 20. A parallel data communication arrangement susceptible to skewing data, comprising:
2 a parallel bus having parallel bus lines adapted to transfer digital data, the parallel bus
3 lines being arranged in a plurality of groups wherein each group includes a plurality of data-
4 carrying lines and a clock path adapted to carry a clock signal for synchronizing digital data
5 carried over the plurality of data-carrying lines of the group;
6 first means for transferring sets of data concurrently on the plurality of groups of lines
7 of the parallel bus; and
8 second means for collecting, for each group, the digital data carried from the first means over
9 the plurality of data-carrying lines as synchronized by the clock signal for the group and for
10 aligning the data collected for each group and overcoming any skew-caused misalignments
11 between data concurrently transferred in different groups.

1 21. A method of transferring digital data from a first module to a second module over a
2 parallel bus having parallel bus lines susceptible to skewing data carried by the bus, the
3 method comprising:
4 arranging the parallel bus lines in a plurality of groups, each of the groups including a
5 plurality of data-carrying lines and a clock path adapted to carry a clock signal for
6 synchronizing digital data carried from the first module to the second module over the
7 plurality of data-carrying lines of the group;
8 transferring sets of data concurrently using the groups of lines of the parallel bus;
9 at the second module and for each group, collecting the digital data carried from the
10 first module over the plurality of data-carrying lines as synchronized by the clock signal for
11 the group; and
12 at the second module, aligning the data collected for each group and overcoming any
13 skew-caused misalignments between data concurrently transferred in different groups.
14